Skip to main content

Analyzing Memory Bus to Meet with DDR Specifications

 

It is critical to build an accurate pre-layout model for the memory bus, testing it against specifications and optimizing it before spinning another PCB layout. To complete the flow, the same analyses can be applied to post-layout memory buses as well. In this webinar, we will discuss the importance of memory channel pre- and post-layout models, how to build them, and how to optimize them to meet design targets.