Choose a country or area to see content specific to your location
Confirm Your Country or Area
United States
Please Confirm
Confirm your country to access relevant pricing, special offers, events, and contact information.
Delve into the world of high-speed digital design.
Learn:
Lesson 1 - DDR5 Simulation and Test
Introduces the concept of high-speed digital design and the challenges that come with it. It also discusses the different tools and techniques that can be used to address these challenges, such as simulation software, signal integrity analysis tools, and design for manufacturing (DFM) tools. Finally, it provides a brief overview of the different types of high-speed digital interfaces.
Lesson 2 - Optimizing High-Speed Digital Interfaces
Focuses on optimizing high-speed digital interfaces. It discusses the different design choices that can be made to improve signal integrity and reduce errors. The lesson also covers the use of simulation software to predict the performance of a real product. Finally, it provides some examples of how to optimize high-speed digital interfaces in real-world designs.
Lesson 3 - Conducted EMI Made Easy
Discusses conducted EMI (electromagnetic interference). It covers the different sources of conducted EMI, the effects of conducted EMI on high-speed digital designs, and the different techniques that can be used to mitigate conducted EMI. The lesson also provides some examples of how to mitigate conducted EMI in real-world designs.
eBooks
Four Considerations for High-Speed Digital Design Success
High-speed digital standards are quickly evolving to keep pace with the data demand from emerging technologies such as 5G, the Internet of Things, artificial intelligence, virtual reality, and autonomous vehicles.
Application Notes
Designing Leading-Edge Memory Systems
Driven by the high demands of increasing data throughput via videostreaming, 5G, artificial intelligence, virtual reality, and internet of things, nextgeneration memory technologies have become crucial to keep up.
Optimize Power Distribution Networks for Flat Impedance
It takes only one rogue wave to kill a power distribution network in high-speed digital designs. Flat impedance optimization before layout lowers the risk.
White Papers
Three Steps to Overcome Signal Integrity Challenges
High-speed digital standards are quickly evolving to keep pace with the data demand from emerging technologies such as 5G, the Internet of Things, artificial intelligence, virtual reality, and autonomous vehicles. Each generational change of high-speed computing standards provides new signaling features, faster data transfer rates, and smaller design margins.
Software
W3626B PathWave ADS Core, EM Design, Layout, HSD Ckt Sim, Memory, SIPro, PIPro
Includes post-layout verification for high-speed serial, memory, Signal Integrity and Power Integrity.
How to Simulate an RF Circuit
Validate design performance by simulating your components' characteristics
Power Integrity Simulation Workflow
Learn how Power Delivery Networks behave like AC, and how high-speed digital loads switching at high frequencies need more sophisticated simulations.
